The Intel 8087 Numerics Processor Extension

This chip lets you perform mathematical operations with 18-decimal digits of accuracy.

R. B. Simington Intel Corporation 27 Industrial Ave. Chelmsford, MA 01824

So you have a shiny new 8086/8088-based microcomputer and you want to write some accounting software that will meet the requirements of the fussiest CPA. Or perhaps you want to write some code to control your latest robotics experiment and you need to do some critical number-crunching with very accurate results. Let me introduce you to the Intel 8087 Numerics Processor Extension (NPX).

The 8087 NPX is a chip that will give you, regardless of your mathematical skill, the ability to write code that will perform mathematical operations with guaranteed accuracy of 18-decimal digits. To make things even easier, the NPX, known as a coprocessor, is easy to interface to a host processor (8086 or 8088). When you add an NPX to one of its host processors, you have a Numeric Data Processor (NDP).

Registers

The 8087, due to its special status as a coprocessor, combines with the

About the Author

Bob Simington is a curriculum developer for Intel's customer training department. He is responsible for the development of all microprocessor training curricula. His most recent assignment was to develop a course based on 16-bit personal computers.

architecture of the host processor to produce a processor that contains all the capabilities of an 8086 or 8088 plus a register stack of eight 80-bit registers, as shown in figure 1. The NDP also brings the ability to execute a set of 68 new floating-point-arithmetic instructions in addition to the extensive instruction set of the host alone. These 80-bit registers hold all the operands for the floating-point operations in a format called Tem-

porary Real, which is capable of representing any whole number up to 264 exactly. This 80-bit format is accurate enough to guarantee 18-decimal-digit accuracy.

You can think of the eight registers of the 8087 as a standard register set or use them as a classical stack. This arrangement allows you a great amount of flexibility in using these storage areas. You can use the registers as a stack, for example, to




Figure 1: The NDP register set of eight 80-bit registers.

F 18 15 จริงสหารา

ATTE STITE

eri yagan

THE P. S.


36. T

n Leighean e Shipeire S

HIGH RESOLUTION GRAPHICS FOR SUPERBRAIN, COMPUSTAR, Z-89 & TRS-80 MODEL II.

XCEL™ HARDWARE: A retrofit package for graphics display with 512 × 240 resolution. TRS-80 Mod. II, \$595. All others, \$895.

XCEL™ SOFTWARE: Operates under CPM™ and is compatible with Basic, Fortran, Cobol, PLI and Pascal.



SYMBOL GENERATOR- \$175

Alternate character sets with bold face, 90° rotation, circles, quadrants, vectors, rectangles and area fills.

GRAPH PLOTTER- \$175

Line, graph, histogram, bar graph and scatter plot with automatic annotation of axes scaling.

3-D GENERATOR-\$345

Creating, editing and viewing "wireframe" objects from any angle with scaling zoom and graphics editor.

Configures computer as a low cost graphics terminal.

TERMINAL-\$395

GRAPHICS

"NEW" SCREEN PRINTER-\$65

Allows hard copy printout on most dot matrix printers.

SURFACE PLOTTER-\$395

True perspective view with hidden line

SAVE UP TO \$950 ON PACKAGE PRICE OFFERS! FOR MORE INFORMATION CALL (213) 320-6604

MAXTEK, INC. 2908 Oregon Court, Torrance, CA 90503

Available in Europe from Micronex Ltd., Chew Magna, England 3042 (STD 027-589 3042)


TRS-80 registered trademark Tandy Corp. ₹ Superbrain trademark Interior, Data System Textronix registered trademark Textronix, Inc. CPM-registered trademark Digital Resear

ATTENTION! PROFESSIONALS SMALL BUSINESS · MANAGERS



PERSONAL COMPUTER APPLICATIONS

On Your



FAST FILE is a unique system for use on your IBM PC. FAST FILE meets a variety of user requirements through the application "generator" concept. A simple interactive dialog is used to define data dictionaries for each new application system you require. Using the dictionary FAST FILE automatically generates a completely integrated system of application programs providing:

- Full Screen Menus
- Indexed File Inquiry
- Report Writer

- File Maintenance
- Password Protection
- · Easy to Use Documentation

FAST FILE runs on the IBM PC with a minimum of two single sided Floppy Disks and at least 128K of memory running DOS.

With FAST FILE you can create applications for:

- · Inventory and Distribution
- Financial Planning
- Information Tracking
- List Maintenance
- Data Communication
- Calendar Management Sales Analysis

A product of International Computer Consulting Services
IBM PC and the IBM logo are trademarks of International Business Machines Corp



(2a) (2c)ST (0) (7) ST(0) A+B С C (2) (1 (2b)(2d) ST (0) 471 ST(0) (1) A+B A+B+C

Figure 2: The effects of instructions on the register stack.

pass operands to a floating-point subroutine that expects to find its parameters in the 8087 register stack. The instruction set of the 8087 exploits this capability by allowing assembly-language instructions that use the stack top as one of the operands implicitly.

You can also treat these registers as a standard register set; the instruction set supports this use of the registers by allowing both operands to be specified explicitly for an operation. Look at the example in figure 2.

Your NPX stack contains the values A, B, and C, as shown in figure 2a. You can cause the value in the stack top to be added to the value in the next stack element (ST(1)), as shown in figure 2b, and then have the stack popped, so that the sum is the new stack top, as shown in figure 2c, with the one instruction FADD. This is the classical stack operation where none of the operands are specified. The same instruction could have been specified explicitly with the instruction FADDP ST(1), ST.

As another example, you could add the value that is in ST(1) to the value in the stack top and retain both values, as shown in figure 2d, with the instruction FADD ST, ST(1). All registers are addressed with respect to the current stack top. The Status Word of the 8087 contains a field that identifies the current stack-top status at all times.

Status Word

The Status Word, as its name implies, reflects the status of the NDP at

Printer Async S

Hos

A multi

It's a pr comput

A data paralle serial t

A mult

enab to m

enab with

com All in






Figure 3: The various fields of the Status Word.

all times. The various fields of the Status Word are shown in figure 3.

111 = REGISTER 7 IS TOP OF STACK.

The Busy bit indicates whether the 8087 is in the process of performing an operation at any given time. The 4 condition bits (C3 through C0) denote the result of a previous operation, and the host processor can examine them to determine if a branch should take place in the program.

This is accomplished by storing the 8087's Status Word in memory and then causing the host processor to fetch and examine the condition codes.

Three of the bits of the Status Word, ST2 through ST0, specify which register is the current top of the stack. Notice that if the ST field contains 000, for example, and a value is

pushed onto the NDP's stack, the ST field would decrement to 111. By the same token, if the ST field contains 000 and a value is popped from the stack, the ST field would increment to 001.


As it turns out, you really don't need to know which register is the current stack top, but this gives you some idea of what the bits mean. You do need to know the relative position of your various data elements on the stack, however, and keeping track of them is one of the jobs of the programmer.

All the remaining bits in the Status Word apply to exceptions (errors) and the way to handle them. Bits 0 through 5 signify whether the NDP detects an exception condition. Table 1 indicates the significance of these exceptions. Bit 7 is set to indicate whether the 8087 requests the host central processing unit to execute an interrupt-service routine in response to one of the exception conditions. It is possible for an exception condition to take place without an interrupt request if the programmer masks a particular exception (or group of exceptions). Generally, however, the NDP uses a collection of built-in default routines to handle most exceptions.

If you really want to avoid the messy error-condition-handling business, you can leave those problems to the nice people who wrote the

Super 5

Super 5 has the following advantages compared to the normal floppy disk drive: Characteristics Super 5 Normal Type Servo motor/Spindle connection Direct shaft drive Belt drive Head positioning mechanism Metal band positioner Plastic CAM positioner. Approx. 3-6 msec. Track to track time Approx. 40 msec. Write-protected sensor Photo coupler Mechancial switch No. of tracks 40 tracks 35 tracks Super 5-T40 single side, Super 5-T80 (super 5w) double side,



The Finest Quality Disk Drive for Apple®

The Super 5 stands alone in fine quality and workmanship. The above facts are self evident . . .

EI-EN ENT, JAPAN TLX: J23325 LOS ANGELES BRANCH

Mitsuba Corporation

642 S. Second Ave., Covina, CA 91723 • (213) 331-8434. CANADIAN INFOCOM SERVICES Tel.: (604) 738-1285 DEALERS INVITED

Apple is a registered trademark of Apple Computer, Inc.

You can't

We've tal

buying so

regrets. V

you need

we don't



Intertec Data Systems' new SuperBrain II has all the features of the former SuperBrain, plus:

- · Below-the-line descenders and
- reverse video
 Faster, enhanced disk operating
- Battery operated real-time clock
 Microsoft Basic at no extra charge

SUPERBRAIN II Jr. .\$1.849

350 K Disk—64 K RAM SUPERBRAIN II QD\$2,209 700 K Disk--64 K RAM SUPERBRAIN II SD. .\$2.619 1.5 MB Disk—64 K RAM 10 MB HARD DISK..... .\$2.880

(Includes Interface)



用原外外外外外的 COMPLETE SYSTEMS AVAILABLE

System includes: keyboard, monochrome display, dual SD/DD (1 megabyte), disk drives, 64K RAM, parallel printer adapter and DOS 1.2 & manual.

Call for Price and Availability



SANYO MBC 1000	\$1.399
64 K RAM-320 K Disk	
SANYO MBC 2000	\$2,345
64 K RAM-(2) 320 K Disk	
- Printers -	

- Printers -	
Anadex DP-9501A (150 cps) Anadex DP-9620A (200 cps) Anadex WP-6000 (180/330 cps)	1,459 2,759
Comrex CR-1-C (17 cps Daisy)	772
Comrex CR-1-S (17 cps Daisy) Daisywriter—16 (17 cps Daisy)	
Epson MX80 FT x/Graftrax	555
Epson MX100 FT w/Graftrax	725
NEC 8023 A Matrix (100 cps)	499
NEC 3510 (RS232) (35 cps)	1,480
NEC 3550 (35 cps) IBM PC	1,949
NEC 7710 (RS232) (55 cps) NEC Trimliner—300 Lpm	4 585
Okidata ML80 (80 cps)	
Okidata ML82A (120 cps)	
Okidata ML83A (120 cps)	719
Okidata ML84 (200 cps)	1,175
Smith-Corona TP-1 (12 cps Daisy)	625
Gemini 10 (100 cps - 10")	368
Gemini 15 (100 cps - 15")	
TI 810-Full Package	1,333

Free hardware-software catalog-

(214) 931-9069

ESTOTAR IVICRO 16990 Dallas Parkway • Suite 151 Dallas, Texas 75248

Ordering Information: Money Orders, cashier checks or bank wires welcome. Personal or company checks, allow 15 days to clear. Surface freight standard F.O.B. origin. Include your telephone number. No COD's please. Prices are subject to change without paties. ject to change without notice. Hours are 9 to 5 CST.

90 Day Money Back Guarantee* 120 Day Extended Warranty** 72 Hour Burn In Available

SuperBrain is a Registr of Intertec Data Systems

Invalid Operation

Attempt to load a register that is not empty

Attempt to pop an operand from a register

Operand is a NAN (not a number)

Operands cause operation to be indeterminate (%, \(\sqrt{-} \) number

Denormalized Operand

Attempt to use an operand that is not normalized

Zerodivide

Attempt to divide by 0

Overflow

Result too large for destination format

Underflow

Result too small for destination format


Result not exactly representable in destination format

8087 rounds result

Note: Exception bits are "sticky" and can be cleared only by the FCLEX (clear

exceptions) instruction.

Table 1: The significance of the exceptions.



(1) PRECISION CONTROL

00 = 24 BITS

01 = RESERVED

10 = 53 BITS 11 = 64 BITS

(2) ROUNDING CONTROL

00 = ROUND TO NEAREST OR EVEN

01 * ROUND DOWN (TOWARD - 00)

10 * ROUND UP (TOWARD + 0)
11 * CHOP (TRUNCATE TOWARD ZERO)


Figure 4: The Control Word.

IEEE standard that specifies the NDP default routines. (See the text box on pages 174-175.) In other words, you can take responsibility for handling an exception condition or you can let the chip do it. To inform the NDP which exceptions it will handle and which ones you will handle, you use the Control Word.

Tag Word

Before we move to the Control Word, let's look at one other thing.

How would the NDP know if we had tried to pop something from an empty register so that it could set the invalid operation flag? For that matter, how would it know if one of the operands was not a number? Well, the NDP stores a Tag Word that contains a 2-bit field for each of the eight registers, and which keeps track of the contents of each register and marks the contents as being Valid, Zero, Special (not a number, infinitý, etc.), or Empty.



(408) 438-5454

SUPPLIES AND ACCESSORIES ALSO AVAILABLE DEALER INQUIRIES INVITED

TERMS: COD, CASH WITH ORDER, MASTERCARD, VISA FREIGHT CHARGES WILL BE ADDED TO ALL ORDERS Circle 257 on inquiry card.

Control Word

The Control Word is shown in figure 4. The least significant portion of the Control Word coincides with the least significant portion of the Status Word in that you set or clear these bits to mask or unmask (respectively) the exception conditions and to disable or enable the ability of the 8087 to interrupt the host processor. The Control Word also has bits that allow you to set the precision of the NDP to various levels. You should realize that there is no advantage to lowering the precision of the NDP in terms of execution speed. This capability exists only to allow the 8087 to more accurately emulate previous floating-point products that might be replaced by the 8087.

The next 2 bits in the Control Word set the rounding convention that the NPX uses. You can set the NPX to round up, round down, round to the nearest or even number, or to round toward zero.

Lastly, a bit in the Control Word selects the model of infinity for the NPX. Just think, philosophers argue whether infinity even exists and you get to define it in one of two different ways!

Simply put, the first method. known as the Affine closure mode, considers that there are numbers that are positively infinite and numbers that are negatively infinite. While this may seem reasonable, it can cause unexpected problems in calculations. For example, if we divide a number by the number X, and X is very, very small and positive, the result could be positive infinity. If X is very, very small but negative, the result could be negative infinity. In other words, you have two very different results.

The Projective closure mode uses only one infinity. Although it is very large, it has no sign. This mode is the easiest to use and therefore is recommended.

Exception Pointers

If an exception does take place, and you have unmasked that particular exception flag, it would be nice to know a few things before you jump in and try to recover from your error. You would probably like to know

CLIP Interp more repla with soph speci

most

Con Com can ther agai exe ther tion ing spe whe

> All One AN usi stro def pro pre ret

> > B in A W

> > > by




Figure 5: The interface and communication lines.

which instruction or op code caused your problem. It would also be nice if you could determine this instruction's address so that you might resume at that point when you have eliminated the cause of the problem. Also, if the instruction operated on data in memory, you might want to know where this data came from. The 8087 contains all this information in three registers that are collectively called the Exception Pointers. The operational details of these registers are beyond the scope of this article, but can be found in Intel technical documents.

Synchronization

The 8087 works in close harmony with its host. In order for this to take place, there must be some communication and synchronization between the two devices. The interface and communication lines are shown in figure 5.

When you add an 8087 to a host microprocessor, the host retains the responsibility of fetching the instructions from system memory. As the host fetches these instructions, the 8087 also captures them and puts them in a queue—just as the host processor does. The answer to how the 8087 knows whether to emulate the 6-byte queue of the 8086 or the 4-byte queue of the 8088 is quite simple.

Whenever the processor is reset,

the host processor goes to absolute address OFFFFO hexadecimal to begin fetching instructions. The 8088 always fetches a byte from this location because the 8088's data bus is a byte wide. The 8086, however, can fetch its instructions one word at a time. So when it goes to address OFFFFO to fetch its first instruction, it

In order for the 8087 to work in close harmony with its host, there must be some synchronization between the two devices.

fetches a word instead of a byte. To accomplish this, the 8086 issues a signal called Byte High Enable (BHE/). The 8087 simply looks to see if its host generates a BHE/ signal when it performs its first op-code fetch after a reset. The presence or absence of the signal determines if it is connected to an 8088 or an 8086, and it then emulates the correct queue.

All 8087 instructions have a unique 5-bit prefix called the Escape prefix (11011). When the host fetches an op code with this prefix, it is placed in the queue as any other instruction would be. The 8087 captures the same op code as it is fetched by the host

and places the op code in its own queue. As this op code moves through the queue of the host processor, its movement must be emulated by the NPX queue as well. The mechanism that is set up to do this is the first of the three types of synchronization signals that are shared by the host and the NPX. The host has two lines called the Queue Status lines (QS0 and QS1). They allow an external device such as a coprocessor to emulate its queue. When this floating-point instruction finally makes its way through the queue, the host determines that it is an instruction for the NPX rather than for itself.

Once the host has determined that the instruction is an NPX instruction. it looks at the instruction to see if the NPX will need to access memory in the execution of the instruction either to fetch (read) an operand from memory or to store (write) an operand to memory. If it sees that this is the case, the host will calculate the address of the operand and perform a dummy read. By performing this dummyread operation, the host can supply the NPX with the address of the memory operand. The host generates the address and even issues the strobe signals, but it ignores the data that is read from the addressed location.

The NPX, on the other hand, captures the address that the host generates. Then, depending on whether the NPX needs the data that is read or whether it needs the address so that it can write a result in memory after it finishes its instruction, the NPX captures the data or ignores it. Even if the data were required by the NPX to execute the instruction at hand, the dummy read will result in only one byte or one word of data. Typically, the NPX will be working with data types that are 4, 8, or even 10 bytes in length. This means that the 8087 will have to perform additional memoryread cycles in order to access the remainder of its operand. Because the 8087 shares the host processor's buses, it must have a way of informing the host that it wishes to use them.

The mechanism to do this is the Text continued on page 170

166 April 1983 © BYTE Publications Inc

fas

To:

let

gra

qui

Wh

to

per

the

No

hai

The

Th

go

atl

same used by any potential bus master to borrow bus cycles from the host. This line is the Request/Grant line (RQ/GT), and it is the method that the host uses to implement the HOLD and HLDA (hold and hold acknowledge) functions. When the NPX wants to use the buses, it toggles the RQ/GT line low. The host latches this request and, when it is done with the buses, three-states its buses and signifies to the requesting device that it can have them by toggling the same line low itself.

The NPX takes over the buses at this point and generates all the signals (address and control) to access the operand. It signifies when it is finished by once again toggling the RQ/GT line low. In the case where the NPX needs the address generated during the dummy read to store a result, it simply executes its instruction, saving the address until it has completed the execution and then re-

quests the bus so that it can perform the memory-write cycles required to put the result in the proper memory location.

In some cases, the host can continue to fetch and execute instructions (with the NPX emulating its queue) while the 8087 is busily crunching numbers. There may be a situation, however, when this cannot take place. For example, we have two instructions in a program, the first of which causes the NPX to operate on a variable and to store the result in memory. If the second instruction causes the host to use this result, we must not allow the host to execute the second instruction and to access the variable until the 8087 has written the proper value in the variable location.

To accomplish this, we precede the instruction intended for the host with a WAIT instruction. The WAIT instruction causes the host to look at its TEST pin. The TEST pin, as you can

see in figure 5, ties to the BUSY line of the NPX. Whenever the NPX is busy, the BUSY line is high and the TEST pin on the host is high. When the host executes the WAIT instruction, it cannot go on to the next instruction until its TEST pin goes low.

M

an

(se

ba

w

fi

T

ca

th

th

as

m

R

cl

Another case where you would not want the host to go off blindly is when you have more than one floating-point instruction back to back. In this situation, the host would like to be more than obliging by performing all the dummy reads in the world just so that it can get to an instruction that it can execute. The problem is that the 8087 queue has to be in sync with the host, and if the host just gobbles its way through a series of floating-point instructions, ignoring them as it is designed to, the devices will never be able to regain sync. You can solve this problem simply by adding a WAIT instruction in front of all floating-point instructions.

Listing 1: An application of the 8087 using an Intellec Series III Microcomputer Development System and Intel's 8087 software emulator.

SERIES-III 8086/8087/8088 MACRO ASSEMBLER V1.0 ASSEMBLY OF MODULE PYTHAGORUS OBJECT MODULE PLACED IN :F1:EUCLID.OBJ NO INVOCATION LINE CONTROLS

LOC OBJ	LINE	SOURCE			•
•	1 +1	\$SYMBOLS DEBUG			
	3	NAME P	YTHAGORUS	3	
	4 5	EXTAN	IN1T87:	FAR	
	6	TRIANGLE	STRUC		
0000	ģ	BASE	DD	?	; The DD memory allocation allows
0004	0	ALT	DD	ż	enough space for the variables
0004	10	HYP	DD	ż	to be defined in the SHORT REAL
000C	11	AREA	DD	· ;	format.
0000	12	TRIANGLE	ENDS		y and the second
	- 13		وبنيس معرم در		الروسية المعالية المستحد (يُعِينُونُ وَمَنْ المعالِية المُعَالِيِّ المُعَالِيّة المُعَالِيّة المُعالِيّة المستوي المراجع الماري المراجع المستوي المراجع المستوي المراجع المستوي المراجع الم
	14	DATA SEGMEN	T PUBLIC	'DATA'	
	15 16	RIGHT TRIANG	TE	\Diamond	:We will assume that these
0000 ????????	10	RIGHT INTANG	LE	~/	, ne will abbune onde ones
0004 ????????			•	• • •	
0008 ????????					
000C ???????	17				:variables are initialized by
	17 18			,	another program.
0010-3E03	19	CONTROL 87	DW	033EH	
0010. 3503	20	_			
	21	: This is the	default	control (word which masks all exception except
	22	 TNVALTD OP. 	leaves t	he INTERI	RUPTS UNMASKED. ROUNDS TO NEAREST OR EVEN,
	23	and sets the	INFINIT	Y CONTROL	to PROJECTIVÉ.
	24	• • • •			
•	25				
	26	DATA ENDS			· · · · · · · · · · · · · · · · · · ·
	27				
	28	•			
	29	STACK SEGME	NT STACK	STACK	
•	30 31				
0000 (100	31	DW	100 DU	P(?)	
????					

Application

The following application of the 8087 uses an Intellec Series III Microcomputer Development System and Intel's 8087 software emulator (see listing 1). The program takes the base and altitude of a right triangle, which are stored in memory as two fields of a structure called TRIANGLE, and uses this data to calculate the area of the triangle and the length of its hypotenuse. Notice that I define the fields of the structure as double words (DD). This allows me to define the variables in the Short Real format. I will discuss the program using both the listing and a chart in figure 6 that tracks the status of the NPX's stack as references. When I refer to the chart, I use lowercase letters in parentheses.

The procedure INIT87, which I reference on line 42, is in the 8087 emulator and prepares the environment. The FLDCW instruction on line

Listing 1 continued:

46 causes the Control Word, which is stored in memory at a location symbolically called CONTROL-87, to be loaded into the 8087. The function of the Control Word is explained beginning with line 21.

Notice that all the floating-point instructions are preceded by a hexadecimal 9B op code. This is the WAIT op code that is inserted automatically by the assembler. The first thing that I must do is set up the stack so that I can perform my calculations. The instructions on lines 50 through 53 perform this. FLD1 puts the number 1.0 on the top of my stack (figure 6a). FADD ST,ST(0) causes the value at ST(0), which is my stack top, to be added to the stack top.

The result of this instruction is to multiply the stack top by 2 (figure 6b). The FLD instructions cause the 8087 to load the contents of the specified memory locations, which are considered to be in the Real for-

mat, on the stack (figure 6c). In the process of loading these values, they are transformed into the Temporary Real format. Notice that because the host processor calculates all the operand addresses, I can use any of the addressing modes of the host. The 8086 and 8088 processors are capable of 24 powerful addressing modes. In this case, I am accessing a field of a structure.


Next, I calculate the area of the triangle. The instructions that do this are on lines 57 through 60. The FLD ST(1) instruction causes the contents of the current ST(1) register to be duplicated on the top of my stack (figure 6d), and the FMUL ST,ST(1) instruction puts the BASE X ALT in the stack top (figure 6e). FDIV ST,ST(3) divides the stack top by the 2.0 that I have saved on the stack (figure 6f), and the FSTP causes the result, which is equal to the area of the triangle, to be popped into the ap-

```
32
33
                                       T 0 S
                                                LABEL
                                                         WORD
0008
                                       STACK
                                                ENDS
                               34
                                35
                               36
                                       $EJECT
                                                SEGMENT PUBLIC 'CODE'
                                       CODE
                               37
                                                         CS:CODE, DS:DATA, SS:STACK
                                                ASSUME
                               38
                                39
                               40
                                       : INITIALIZE 8087
                               41
                                                                            ; This routine is in a library.
                                       INIT:
                                                CALL
                                                          INIT87
                                42
0000 9A0000----
                      E
                                                                              It sets up the environment
                                43
                                                                              for the 8087.
                                44
                                45
                                                                            ; Load control word from memory
                                46
                                                F .. DC W
                                                         CONTROL 37
0005 9BD92E1000
                                47
                                        ; SET UP 8086 REGS AND CONSTANT STACK IN 8087
                                48
                                49
                                                                              PUT 1.0 IN STACK TOP (ST)
                                50
                                        SETUP:
                                                FLD1
000A 9BD9E8
                                                                              ST=ST X 2
                                                          ST,ST(0)
                                51
                                                 FADD
OOOD 9BDCCO
                                                                              ST <-- BASE
                                                 FLD
                                                          RIGHT. BASE
                                52
0010 9BD9060000
                       R
                                                                              ST <-- ALT
                                                          RIGHT.ALT
                                                 FLD
0015 9BD9060400
                       R
                                53
                                54
                                          CALCULATE AREA=(BASE X ALT)/2 AND STORE IN MEMORY
                                55
                                56
                                                                              Duplicate BASE in ST
                                        CALC:
                                                 FLD
                                                          ST(1)
                                57
001A 9BD9C1
                                                                              ST <-- BASE X ALT
ST <-- ST/2
                                                 FMUL
                                                          ST, ST(1)
                                58
001D 9BD8C9
                                                 FDIV
                                                          ST, ST(3)
                                59
0020 9BD8F3
                                                                              Store ST in AREA and discard
                                                          RIGHT. AREA
                                                 FSTP
                                60
0023 9BD91E0C00
                       R
                                61
                                          CALCULATE HYPOTENUSE = ((BASE**2)+(ALT**2))** 1/2
                                62
                                63
                                                 FMUL
                                                          ST, ST(0)
                                                                              Square ALT
                                64
0028 9BDCC8
                                                                              Exchange ALT**2 and BASE
                                                 FXCH
                                                          ST(1)
                                65
      9BD9C9
002B
                                                 FMUL
                                                          ST, ST(0)
                                                                              Square BASE
002E 9BDCC8
                                66
                                                                              ST <-- BASE**2 + ALT**2
ST <-- ST** 1/2
                                                 FADD
                                67
     9BDEC1
0031
                                                 FSQRT
                                68
0034 9BD9FA
                                                                              Store ST in HYP and discard
                                                 FSTP
                                                          RIGHT. HYP
0037 9BD91E0800
                                69
                                70
71
                                                 HLT
                                        HALT:
003C F4
                                72
                                74
                                        CODE
                                                 ENDS
                                75
```

END

76

INIT, DS: DATA, SS: STACK: T. O S



propriate memory location in the Short Real format (figure 6g).

My next task is to calculate the length of the hypotenuse of the triangle. The instructions to do this are on lines 64 through 69. First, I multiply the element on the top of the stack by itself (figure 6h). Next, I exchange this element with the element below it (figure 6i), and once again I square the stack top by multiplying it by itself (figure 6j). All that remains is to add the stack top to the register below it, pop the old stack top (figure 6k), and find the square root of the stack top (figure 6!). The value in the stack top now equals the length of the hypotenuse. I next pop this value into the appropriate location in memory and I am finished.

COMPU

Double Quad D

Super I

COMP

TO DE

Advan

RS-23

ALTOS

ACS-8

ATARI

OKID

EPSO

ANA

Silen

NEC

Smit

TRA)

Mem Cent

Syst RAM Micr

AME

orga of C

Star

Cha

Con

Win

Wh

This concludes the example. I have just performed calculations that involve transcendental functions and that use operands that are very accurate with no concern for either the complexity of the algorithm or the accuracy of the result. If I had attempted to perform the same calculation in software, I would have had to write some very complicated algorithms and the code necessary to trap any errors that may have occurred. Instead, I let the 8087 and the standard to which it complies worry about such things. It puts the world of accurate, high-level mathematics in the realm of every assembly-language programmer.

Figure 6: The status of the NPX stack during operation of the program in listing 1.

ENHANCE YOUR COLOR COMPUTER WITH THESE GREAT PRODUCTS!

MACRO-80c DISK BASED EDITOR/ASSEMBLER

This is a powerful macro assembler, screen oriented editor and machine language monitor. It features local labels, conditional assembly, printer formatting and cross reference listings. Assemble multiple files. Program comes on Radio Shack compatible disk with extensive documentation. Price: \$99.95

MICROTEXT COMMUNICATIONS

Make your computer an intelligent printing terminal with off-line storage! Use Microtext for timesharing interactions, printing what is received as it is received and saving text to cassette, and more! Price: \$59.95

PISOC PARALLEL PRINTER INTERFACE

Use a parallel printer with your Color Computer! Serial-Parallel converter plugs into the serial port and allows use of Centronics-compatible printers. You supply the printer cable. Price: \$69.95

THE MICRO WORKS COLOR FORTH

Color Forth is easier to learn than assembly language, executes in less time than Basic and is faster to program in than Basic. Rompack comes with 112-page manual containing glossary of system-specific words, full standard FIG glossary and complete source. A fascinating language designed for the Color Computer! Price: \$109.95

SDS-80C SOFTWARE DEVELOPMENT SYSTEM

SDS-80C is a Rompack containing a complete editor, assembler and monitor. It allows the user to write, assemble and debug assembly language programs with no reloading, object patching or other hassles. Supports full 6809 instruction set. Price: \$89.95

80C DISASSEMBLER

Runs on the Color Computer and generates your own source listing of the Basic interpreter ROM. Documentation includes useful ROM entry points, complete memory map. I/O hardware details and more. Cassette requires 16K system.

GAMES: Star Blaster ★ Pac Attack ★ Berserk ★ Cave Hunter ★ Starfire ★ Astro Blast ★ Starship Chameleon ★ Adventure: Black Sanctum ★ Adventure: Calixto Island ★

Also Available: Machine Language Monitor

Books

Memory Upgrade Kits Parts and Services . . Call or write for more information

California Residents add 6% Tax Master Charge/Visa and **COD** Accepted

P.O. BOX 1110 DEL MAR, CA 92014 619-942-2400

Circle 279 on Inquiry card.

Guaranteed Standard Results with the 8087

In an attempt to standardize both the data types and algorithms used in floating-point-arithmetic problems, the IEEE formed a committee in 1979 to produce a standard to which all floating-pointarithmetic processors and software would comply. This standard not only established standard data formats. but also set rules for rounding and precision control and required that all machines (and software packages) complying with the standard be capable of performing the same algorithms with the same predictable results. The concept of exception handling was expanded and standardized so that all machines (and software) that complied with the standard would monitor their own activity and be capable of signifying when the result of their calculations was suspected of being in error. The 8087 implements this standard fully.

Data Formats

One of the most important aspects of the IEEE standard was the definition and standardization of the seven data formats that would be used in floatingpoint calculations. These formats belong to three basic types: Integer, Decimal, and Real.

The Integer type should be familiar because it is a standard data type used quite generally. The Integer formats are capable of representing signed whole numbers. The most significant bit denotes the sign (where a 0 indicates a positive number and a 1 indicates a negative number that is represented in standard two's-complement notation). The three Integer formats differ in length. The shortest format, Word Integer; is 16 bits in length and identical to the Integer format used by the host processor in its own instruction set (IMUL, IDIV). The Short Integer is 32 bits in length. Most 8086 assemblers allow you to allocate space for this type of variable using the Define Doubleword (DD) operator. Appropriately, the longest format is the Long Integer, which is 64 bits in length. Most assemblers allow you to allocate space for this type of variable with the Define Quadword (DQ) operator.

The Packed Decimal format, 80 bits long, is similar to the Integer format in that the most significant bit is a sign bit.

The similarity ends there, however, because the data is stored in Packed Decimal format where the 18 least significant nybbles (bits 0 through 72) each represent a decimal digit. This means that each group of 4 bits must be equal to a value between 0 (0000) and 9 (1001). If this looks like a lot of data, remember that this processor is capable of delivering results that use all 18 nybbles of this format with no round-off error! You can use the Define Tenbyte (DT) operator to allocate space for this variable.

Up until now I have described only data formats that represent whole numbers. While it would be nice if everything always worked out neat and clean without any fractions, in the real world we have to deal with all types of numbers. The next data type, Real, was created to handle these types of numbers.

The Real data type contains three formats. They are very similar to the scientific notation that represents large decimal numbers. A number represented in scientific notation has three components—sign, mantissa, and exponent. In scientific notation, I would represent the decimal number -547,390 as -5.4739×10^{5} . In other words. I denote the sign of the number in the normal manner. Then I display its value or mantissa as a value between 0 and 10. I do this by moving the aecimal point to eitner the right or the left. Whenever I move the decimal point to the left to normalize the number (make it equal to a value between 0 and 10), the exponent increases. When I move the decimal point to the right to normalize the number, the exponent decreases. For example, 0.0075 becomes 7.5×10^{-3} . The Real formats also have a sign, mantissa or significand, and an exponent, but they are binary values that are calculated a little differently.

As an example, I'll convert the decimal number 66 to the Short Real format. The Short Real format uses the 23 least significant bits to denote the mantissa of the number, the next 8 most significant bits to denote the exponent, and the most significant bit to denote the sign of the number. The first thing I must do is to convert the

57 STATE

number to binary: decimal 66 = binary 1000010. Because this is a whole number, I have no fractional part to worry about. Now I must normalize the number by moving the decimal point over so that the value has a "1" in the most significant digit. As in scientific notation, I increase the exponent whenever I move the decimal point to the left and decrease the exponent whenever I move the decimal point to the right. In this case, because I move the decimal point to the left; the exponent is positive: 1000010 = 1.000010 E

Now I am just about to finish the conversion, but you must know two things. In the Short and Long Real formats I save a bit by dropping the leading "1" bit of the significand. This allows me to denote 24 or 53 digits in the space required for 23 or 52 in the Short or Long formats, respectively. For some reason, this is not done in the Temporary Real format. The second thing is that the standard formal reauires that a bias be added to the exponent so that negative exponents appear as positive values. The bias is different for each format and is shown in figure 7. The bias for the Short format is 7F hexadecimal (01111111). This means that the exponent becomes 110 + 011111111 = 10000101. Putting it all together, I get

or

0100 0010 1000 0100 0000 0000 0000 0000

With a number with a fractional part, the conversion looks like that shown in table 2. Table 3 is useful in understanding the power of the various data types.

Guaranteed Accuracy

The key to the 8087's ability to produce results with such a high degree of accuracy lies in the fact that the 8087 performs all its calculations in the Temporary Real data format. Regardless of the format in which an operand is stored in memory, any piece of data

that is loaded into the 8087 is transformed into this highly accurate, tor because A X B is outside of its 80-bit-long format. The benefit derived by using this format for all internal calculations can be best illustrated by the following analogy.

I have a calculator with a range of 3 decimal digits and I want to use it to solve the equation $F = A \times B / C$. I got a calculator with 3-digit accuracy because I determined that A. B. and C would never be greater than 3 digits in length. If A = 100, B = 10, and C = 10, you can see that I will have trouble

solving this problem using my calcularange. Even though the final result may be well within the range of my calculator, I may have trouble with the intermediate results

Although changing the order of operations may help in this particular situation, it should be obvious that this solution will not resolve the problem in all_cases, for instance, if A=100, B=10, and C=0.1. In this case, I would have a problem if I were to calculate A/C.

Now, if I got a new calculator that had a range of 4 or 5 digits, even though I expected all my results to be 3 digits or less, I could solve my problem. Regardless of the order in which I did my calculations, the intermediate results would probably not overflow the range of the new calculator.

This is precisely how the 8087 can guarantee such accurate results. By using the Temporary Real format for all its calculations, it avoids errors that may appear in the calculation of its intermediate results. The Temporary Real format, as you can see from table 3, has a range so large that we would probably never overflow it in our calculations. Also, because it uses 64 bits for the mantissa, it can provide results that are accurate to 18 significant digits with no round-off errors.

-178.125D = -10110010.001B10110010.001 = 1.0110010001 E 111 111 + 011111111 = 10000110significand biased exponent 011001000100000000000000 10000110 0010 0010 0000 0000 0000 0011 0011

Table 2: The conversion of a number with a fractional part.

ALCOHOL SECTION			
Data Type	Bits	Significant Digits	Approximate Range
Word Integer	16	4–5	-32768< × < 32767
Short Integer	32	9	-2E9 < × < 2E9
Long Integer	64	18	$-9E18 < \times < 9E18$
Packed Decimal	80	18	$-999 < \times < 999$ (18 digits)
Short Real	32	6-7	$0, 1.2E - 38 < \times < 3.4E38$
Long Real	64	15-16	$0, 2.3E - 308 < \times < 1.7E308$
Temporary Real	80	19-20	$0, 3.4E - 4932 < \times < 1.1E4932$

Table 3: The various data types.

Ease of Use

Another way in which the 8087 can guarantee accurate and standard results is by providing default exception handlers that ensure results even though an error may have occurred during one of the intermediate calculations. For example, if for some reason during the operation of one of my calculations I somehow manage to attempt to divide a number by 0, the 8087, rather than aborting the operation, executes a default response to the zerodivide exception and replaces the quotient with the most reasonable value—infinity. In this manner, the 8087 provides standard results.

DATA RANGE PRECISIO			MOS	MOST SIGNIFICANT BYTE												
	PRECISION	7	0	7 (7	0 7	٥	7	0 7	0 7	0 7	0 7	0		0	
BYTE INTEGER	10 ²	8 BITS	17	10	TWO'S	COMPL	EMENT									
WORD INTEGER	104	16 BITS	115	1		TWC	's COMP	FEWE	NT	M.y.		,				-Jr
SHORT INTEGER	10 ⁹	32 BITS	131					10	TWO'S	COM	PLEMENT					
LONG INTEGER	10 ¹⁸	64 BITS	163										101	wo's co	MPLE	MEI
PACKED BCD	10 ¹⁸	18 DIGITS	s	=	01701	6									D]	D ₀
SHORT REAL	10±38	24 BITS	s	E7	E ₀ F ₁			F ₂₃	Fo H	MPLICI	т	•			•	•
LONG REAL	10±308	53 BITS	S	E 10	E,	0 F1							F 52	FO IMPL	ICIT	
TEMPORARY REAL	10±4932	64 BITS	s	E14		Εo	F ₀									F63

INTEGER: I PACKED BCD: (-1)S (D17...Do REAL: (-1)S (2E-BIAS)(F0-F1...) 16383 FOR TEMPORARY REAL

Figure 7: The seven data formats contained in the three basic types.